


# FPLA controlled Read Data Timing



8-81 Rev B3

## GCR



Above is the timing generated by the FPLA to read a GCR record. This is not the timing for acquiring lock in a sync zone, nor for looking for the framing character. There after, though, it is the timing. SLOCKH is asserted always except when acquiring lock in a sync zone. CRSTL is asserted once each blackhole simultaneously with LDNIBH. The width of the pulses above  $\approx 160\text{ns}$ . The spacing between the BIT TWO pulses  $\approx 3\text{ microsecond} \pm 20\%$ . That is approximately one every 20 instructions.

## MFM



Above is the timing to read a 15 bit CRC. The micro-code sets REC7 to indicate the first byte of the CRC is only 7 bits long. When reading data, the process loops on 8 bits. This is not the timing for Acquiring lock in a sync zone nor for looking for ID zone. SLOCKH is always asserted except when acquiring lock. CRSTL is asserted twice each record simultaneously with LONIBH. Each pulse  $\approx 160\text{ns}$  wide. The spacing between BIT TWO pulses is  $\approx 5\text{ microsecond} \pm 20\%$ .

## High Density

Byte Bit# Prom

0 O-E		Aquire		$[CRST + LDNIB + SHNIB = DC]$
0 F		EBC at Bt		
1 O-E		EBC at Bt		
1 F		EBC at Bt		
2 O-E		EBC at Bt		
2 F		EBC at Bt		
3 O-O				
3 I		EBC at Bt		
4 O-F		if Data = 1E then EBC at Bt		
5 O 6		if Data = 1D then Aquire + EBC + LBC		
5 1 6		if Data = 18 then ↓	↓	
5 2 6		if Data = 13 then ↓	↓	↓
5 3 8		if Data = 05 then LBC + EBC + SHNIB + LDNIB + CRST at Bt [framing → chip 1E]		
5 4 6		Aquire + EBC + LBC always		
6 O-E 6		Aquire	if Data ≠ 1F, then LBC + EBC at Bt	
6 F 6		Aquire, EBC at Bt	if Data ≠ 1F, then LBC + EBC at Bt	
7 O-3 6		Aquire	if Data ≠ 1F, then LBC + EBC at Bt	
7 4 4		LBC + EBC always		
X X 6		If DUM then Aquire + LBC + EBC Always *		---

\* Asserting "DUM" in high density causes an unconditional branch to #60 which looks for a re-sync zone. All Prom locations with bit "DUM" asserted must contain "6"

DC = Dont Care. Bt = Bit time (when signal BIT TMO is asserted high)  
Any signal not mentioned must be inactive.

To enter a GCR record from an IRG - make this change in RDCM  
from: #00 to: # EO, Do this as soon as Read Data is detected

Monitor Read Data Detected + RDR. If it drops out, re-idle and start over again. If RDR, the Read Data in RDATA should be =#AB, indicating this is the byte count blockette. Time all this to find either sync zone late (after 25 feet) or ID late (if RDR is not 100 bits after the sync zone begin). Aquiring sync is done by "Aquiring" for approx 50 sync bits and then looking for the blockette header.

To re-sync in successive blockettes, whether it be because the previous record was in error or is behind us:

Assert DUM for 1 instruction to begin a search which will Aquire until 25 'one' bits are found. Then it will look for the ID zone and if anything besides 1's or ID zone occurs, it will re-sync itself again. Again, monitor Read Data Detected + RDR. If a dropout occurs, idle till Data is detected and then attempt re-sync again. If RDR occurs, read the expected blockette header. Time all this so you know when it is late.

High Density

Byte Bit# From

8 0  
 8 1 SHNIB at Bt  
 8 2  
 8 3  
 8 4 B SHNIB + LDNIB at Bt [blockette ID  $\rightarrow$  chip IE]  
 8 5  
 8 6 SHNIB at Bt  
 8 7  
 8 8 A SHNIB + LDNIB at Bt [1<sup>st</sup> nibble of blockette #  $\rightarrow$  chip IE]  
 8 9 LBC + EBC + SRQ ALWAYS [RDR: RDATA = blockette header which is incorrect since it's supposed to be illegal GCR]  
 9 0  
 9 1 SHNIB at Bt  
 9 2  
 9 3  
 9 4 B SHNIB + LDNIB at Bt [2<sup>nd</sup> nibble of blockette #  $\rightarrow$  chip IE]  
 9 5  
 9 6 SHNIB at Bt  
 9 7  
 9 8 A SHNIB + LDNIB at Bt [1<sup>st</sup> nibble of data  $\rightarrow$  chip IE]  
 9 9 LBC + EBC + SRQ ALWAYS [RDR: RDATA = blockette number]

8-F 4 if Data = 00XXX then LBC at Bt  
 8-F 4 if Data = XXXOO then LBC at Bt  
 8-F 4 if Data = X000X then LBC at Bt  
 8-F 4 if Data = 11111 then LBC at Bt  
 8-F 9 if Data = 00XXX then LBC at Bt  
 8-F 9 if Data = XXOOO then LBC at Bt  
 8-F 9 if Data = X000X then LBC at Bt  
 8-F 9 if Data = 11111 then LBC at Bt

Above are the instructions to read in bytes of GCR. Also, above is the error detection. If, when you respond to RDR, RDSTS = 9, the data in RDATA was a legal GCR code. In the case of the blockette headers, this would be an error since they are illegal GCR codes. In general, here's the correspondence between RDSTS and the data in RDATA

RDSTS : RDATA

#X9 this byte was legal GCR code  
 #XA this byte is legal. The next one is illegal. RDL will be set in 163ns  
 #XB this byte is legal. The next one is illegal  
 #XC not used  
 #XD this byte is illegal  
 #XE this and the next byte are illegal. RDL will be set in 163ns  
 #XF this and the next byte are illegal.

Note: BIT 1 says the next byte is illegal.  
 BIT 2 says this byte is illegal

## High Density

Byte	Bit#	Oprom	
A	A	B	LBC + EBC + SRQ ALWAYS [ RDR : RDATA = OK Byte ]
B	0		
B	1		SHNIB at Bt
B	2		
B	3		
B	4	B	SHNIB + LDNIB at Bt [ 2nd nibble of byte → chip 1E ]
B	5		
B	6		SHNIB at Bt
B	7		
B	8		
B	9	E	SHNIB + LDNIB at Bt [ 1st nibble of next byte → chip 1E ]
B	A	D	LBC + EBC + SRQ ALWAYS [ RDR : RDATA = B-and Byte ]
D	0		
D	1		SHNIB at Bt
D	2		
D	3		
D	4	F	SHNIB + LDNIB at Bt [ 2nd nibble of byte → chip 1E ]
D	5		
D	6		SHNIB at Bt
D	7		
D	8		
D	9	A	SHNIB + LDNIB at Bt [ 1st nibble of next byte → chip 1E ]
D	A	9	LBC + EBC + SRQ ALWAYS [ RDR : RDATA = OK Byte ]
E	A	F	LBC + EBC + SRQ ALWAYS [ RDR : RDATA = B-and Byte ]
F	0		
F	1		SHNIB at Bt
F	2		
F	3		
F	4	F	SHNIB + LDNIB at Bt [ 2nd nibble of byte → chip 1E ]
F	5		
F	6		SHNIB at Bt
F	7		
F	8		
F	9	E	SHNIB + LDNIB at Bt [ 1st nibble of next byte → chip 1E ]
F	A	D	LBC + EBC + SRQ ALWAYS [ RDR : RDATA = B-and Byte ]

Above are the routines which read bytes in after a byte has been an illegal GCR code.

F01A code

8-18 Rev B

# Low Density

Byte	Bit#	Prom	
0	0-E	Aquire	
0	F	EBC at Bit	$[CRST + LON1B + SHN1B = DC]$
1	0-E		
1	F	EBC at Bit	
2	0-E		
2	F	EBC at Bit	
3	0-9		
3	A	EBC at Bit	
4	0-F	8 if Data = FF then LBC + EBC + SHN1B + LON1B at Bit [framing $\rightarrow$ chip 1E]	

The bit "DUM" is a don't care in low density mode.

To enter a MFM record, do exactly as you would with GCR.  
note the differences:

"Aquiring" lasts approx 60 bits  
there is no re-syncing

Note also that in both MFM & GCR, the byte count in RDSTS gives an approximation of how long Aquiring sync has been going on

RDSTS =	0	0-15	
	1	16-31	= how many bits we have tried to
	2	32-47	aquire sync in $\pm 20\%$
	3	47-50 or 60	

## Low Density

Byte Bit# Prom

8	0	
8	1	
8	2	
8	3	
8	4	
8	5	
8	6	
8	7	
8	8	9
9	0	
9	1	
9	2	
9	3	
9	4	
9	5	
9	6	
9	7	A
9	8	
A	0	
A	1	
A	2	
A	3	
A	4	
A	5	
A	6	
A	7	B
A	8	
B	0	
B	1	
B	2	
B	3	
B	4	
B	5	
B	6	
B	7	C
B	8	

SHNIB at Bt

[CRST=OC]

LDNIB at Bt [ loads 2<sup>nd</sup> nibble of FF → chip IE ]LDNIB at Bt [ loads 1<sup>st</sup> nibble of I.D. → chip IE ]

LBC+EBC+SRQ ALWAYS [ RDR : RDATA = framing header FF ]

LDNIB at Bt [ loads 2<sup>nd</sup> nibble of I.D. → chip IE ]LDNIB+CRST at Bt [ loads 1<sup>st</sup> nibble of W.C. → chip IE ]

LBC+EBC+SRQ ALWAYS [ RDR : RDATA = I.D. zone ]

LDNIB at Bt [ loads 2<sup>nd</sup> nibble of W.C. → chip IE ]LDNIB at Bt [ loads 3<sup>rd</sup> nibble of W.C. → chip IE ]LBC+EBC+SRQ ALWAYS [ RDR : RDATA = LSWC  
assert CHCRC(H)  
disassert CRCINIT(L) ]LDNIB at Bt [ loads 4<sup>th</sup> nibble of W.C. → chip IE ]LDNIB at Bt [ loads 1<sup>st</sup> 4 bits of CRC → chip IE ]LBC+EBC+SRQ ALWAYS [ RDR : RDATA = MSWC  
assert RCRC7(H) ]

Above reads in MFM 16 bit words by byte + handles the 15 bit CRC

# Low Density

Byte	Bit#	Prom	
C	0		SHNIB at BT
C	1		
C	2		
C	3		LDNIB at BT [loads 2 <sup>nd</sup> 4 bits of CRC → chip IE]
C	4		
C	5		
C	6		
C	7	D	LDNIB at BT [loads 3 <sup>rd</sup> 4 bits of CRC → chip IE]
C	8	D	LBC + EBC + SRQ ALWAYS [RDR: RDATA = Garbage assert CHCRC (H) assert RCRC7 (H)]
D	0		
D	1		
D	2		
D	3		LDNIB at BT [loads 4 <sup>th</sup> 3 bits of CRC → chip IE]
D	4		
D	5		
D	6		
D	7	E	LDNIB + CRSTS at BT [loads 1 <sup>st</sup> nibble of data → chip IE]
D	8	E	LBC + EBC + SRQ ALWAYS [RDR: RDATA = Garbage check CRCERR for W.C. CRC error now]
E	0		
E	1		
E	2		
E	3		LDNIB at BT [loads 2 <sup>nd</sup> nibble of byte → chip IE]
E	4		
E	5		
E	6		
E	7		
E	8	E	LDNIB at BT [loads 1 <sup>st</sup> nibble of next byte → chip IE] LBC + EBC + SRQ ALWAYS [RDR: RDATA = byte of data]


"E" is the loop that just reads in bytes till you tell it to stop by idling it again.

To read Data CRC, follow same timing procedure as reading word count CRC. This is also true for GCR.

Note that address "D  $\phi$ " is never actually executed since the EBC with RCRC7 set loads a 1 into the bit counter instead of a zero

How Read logic tells Processor that a GCR error has occurred

8-81  
Row B3



Using this algorithm, IF I look at the Byte number when RDR tells me to read byte, I can interpret it like this

- A, B → the next byte is in error
- D → this byte is in error
- E, F → this is the next byte one in error

BIPOLAR FIELD PROGRAMMABLE  
LOGIC ARRAY (16X48X8)

82S100 (T.S.)/82S101 (O.C.)

82S100-I,N • 82S101-I,N

BIP  
LOG

PUNC  
FORM

The FPL  
directly

CARD

1	2	3	4	-
C	F			

CARD

1	2	3	4	-
S	T	X		

CARD

1	2	3	4	-
			I	4

CARD

1	2	3	4	-
E	T	X		

Output  
in acc


NOTES

1. Polar

2. Ente

16X48X8 FPLA PROGRAM TABLE

PROGRAM TABLE ENTRIES

INPUT VARIABLE			OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL	
I <sub>m</sub>	I <sub>m</sub>	Don't Care	Prod. Term Present in F <sub>p</sub>	Prod. Term Not Present in F <sub>p</sub>	Active High	Active Low
H	L	— (dash)	A	• (period)	H	L
NOTE			NOTES		NOTES	
Enter I— for unused inputs of used P-terms			1. Entries independent of output polarity. 2. Enter (A) for unused outputs of used P-terms.		1. Polarity programmed once only. 2. Enter (H) for all unused outputs.	

DEN BTO DULM PRODUCT TERM\*

INPUT VARIABLE

NO.	1	1	1	1	1	DATA	BYTE #	BIT #
	5	4	3	2	1	0	9	8

ACTIVE LEVEL

H	T	L	H	H	L	H	T	L	H
T	L	H	H	L	H	T	L	H	T

OUTPUT FUNCTION

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

THIS PORTION TO BE COMPLETED BY SIGNETICS	
CF (XXXX)	CUSTOMER SYMBOLIZED PART #
DATE RECEIVED	COMMENTS

CUSTOMER NAME	PURCHASE ORDER #	SIGNETICS DEVICE #	TOTAL NUMBER OF PARTS	PROGRAM TABLE #	REV	DATE
---------------	------------------	--------------------	-----------------------	-----------------	-----	------

\* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

L	O	N	I	G	H	D	S	M	B	R	C	A	U	I	E	L	O	
N	P	N	I	N	I	S	N	I	S	I	S	I	S	I	S	I	S	I

BIPOLAR FIELD PROGRAMMABLE  
LOGIC ARRAY (16X48X8)

82S100 (I.S.)/82S101 (O.C.)

BIP  
10G

82S100-I.N • 82S101-I.N

PUNC  
FORM

The FPL  
directly

CARD

1	2	3	4	5
C	F			

CARD

1	2	3	4	5
S	T	X		

CARD

1	2	3	4	5
				1

PRODUCT

CARD

1	2	3	4	5
E	T	X		

Output  
In accc

NOTES  
1. Pola  
2. Ento

16X48X8 FPLA PROGRAM TABLE

PROGRAM TABLE ENTRIES

THIS PORTION TO BE COMPLETED BY SIGNETICS			INPUT VARIABLE				OUTPUT FUNCTION				OUTPUT ACTIVE LEVEL	
CF (XXX)	CUSTOMER SYMBOLIZED PART #	DATE RECEIVED	I <sub>m</sub>	I <sub>m</sub>	Don't Care	Prod. Term Present in F <sub>p</sub>	Prod. Term Not Present in F <sub>p</sub>	A	* (period)	H	L	
			NOTE				NOTES				NOTES	
			Enter I <sub>m</sub> for unused inputs of used P-terms.				1. Entries independent of output polarity. 2. Enter (A) for unused outputs of used P-terms.				1. Polarity programmed once only. 2. Enter (H) for all unused outputs.	
			DEN BTO DUM PRODUCT TERM*				INPUT VARIABLE				ACTIVE LEVEL	
			NO.	1	1	1	1	1	DATA BYTE #	BIT #	ACTIVE LEVEL	
			5	4	3	2	1	0	9	8	H	
			7	6	5	4	3	2	1	L		
			0	0	0	0	0	0	0	0		
			1	1	1	1	1	1	0	0		
			2	0	0	0	0	0	0	0		
			3	0	0	0	0	0	0	0		
			4	1	0	0	0	0	0	0		
			5	0	1	0	0	0	0	0		
			6	0	1	0	0	0	0	0		
			7	0	1	0	1	1	1	0		
			8	0	1	0	0	0	0	0		
			9	0	0	1	0	0	0	0		
			10	0	0	0	1	0	0	0		
			11	0	1	0	0	1	0	1		
			12	0	0	0	0	0	0	0		
			13	1	1	0	0	0	1	0	0	
			14	1	1	0	1	0	0	1	0	
			15	1	0	1	1	0	1	0	0	
			16	1	0	1	1	0	0	0	1	
			17	1	0	1	0	0	1	0	1	
			18	1	1	0	0	1	0	1	0	
			19	1	0	0	0	0	1	0	0	
			20	0	1	0	0	1	0	0	0	
			21	1	0	0	0	0	0	0	0	
			22	1	0	0	0	0	0	1	0	
			23	0	0	0	0	0	0	0	0	
			24	1	1	0	0	0	1	0	0	
			25	1	1	0	0	0	1	0	0	
			26	1	0	1	0	0	1	0	0	
			27	0	0	1	0	0	1	0	0	
			28	1	1	0	0	0	1	0	0	
			29	1	1	0	0	0	1	0	0	
			30	1	1	0	0	0	1	0	0	
			31	1	1	0	1	1	1	0	0	
			32	1	1	0	0	1	1	0	0	
			33	1	1	0	0	0	1	0	0	
			34	1	1	0	0	0	1	0	0	
			35	1	1	0	1	1	1	0	0	
			36	0	0	0	0	0	0	0	0	
			37	1	0	0	0	0	0	0	0	
			38	1	1	0	0	0	0	0	0	
			39	1	1	0	0	0	0	0	0	
			40	1	1	0	0	0	0	0	0	
			41	1	1	0	0	0	0	0	0	
			42	1	1	0	0	0	0	0	0	
			43	1	1	0	0	0	0	0	0	
			44	1	0	0	0	0	0	0	0	
			45	1	0	0	0	0	0	0	0	
			46	1	0	0	0	0	0	0	0	
			47	0	0	0	0	0	0	0	0	

\* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

BIPOLAR FIELD PROGRAMMABLE  
LOGIC ARRAY (16X48X8)

82S100 (T.S.)/82S101 (O.C.)

82S100-I.N • 82S101-I.N

BIP  
LOG

PUNC  
FORM

The FPL  
directly

CARD

1	2	3	4
C	F		

CARD

1	2	3	4
E	T	X	

CARD

1	2	3	4
			I <sub>2</sub>

CARD

1	2	3	4
			E <sub>TX</sub>

Output  
In acc

--	--

NOTES

1. Polar
2. Enter

16X48X8 PLA PROGRAM TABLE

PROGRAM TABLE ENTRIES														
INPUT VARIABLE			OUTPUT FUNCTION				OUTPUT ACTIVE LEVEL							
I <sub>m</sub>	I <sub>m</sub>	Don't Care	Prod. Term Present in FP	Prod. Term Not Present in FP	A	• (period)	Active High	Active Low	H	L				
NOTE Enter I— for unused inputs or used P-terms.			NOTES 1. Entries independent of output polarity. 2. Enter (A) for unused outputs of used P-terms.				NOTES 1. Polarity programmed once only. 2. Enter (H) for all unused outputs.							
PRODUCT TERM* INPUT VARIABLE*														
NO.	1	1	1	1	1	1	5	6	5	4	3	2	1	0
5	4	3	2	1	0	9	8	7	6	5	4	3	2	1
4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
3	2	1	0	9	8	7	6	5	4	3	2	1	0	
2	1	0	9	8	7	6	5	4	3	2	1	0		
1	0	9	8	7	6	5	4	3	2	1	0			
0	-	L	-	-	-	-	-	-	-	-	-			
1	-	-	-	-	-	-	L	L	-	L	-			
2	-	-	-	-	-	-	L	L	L	-	-			
3	-	H	-	-	-	-	L	L	-	H	H			
4	L	H	-	-	-	-	L	L	H	H	H			
5	L	H	-	-	-	-	L	H	H	H	H			
6	L	H	-	-	-	-	H	-	L	-	H			
7	L	-	-	-	-	-	H	-	-	H	LLL			
8	L	H	-	-	-	-	H	-	L	H	LLL			
9	H	H	-	-	-	-	L	L	H	L	LLL			
10	H	H	-	-	-	-	L	H	L	L	L			
11	H	H	-	-	-	-	H	H	K	L	H			
12	H	H	-	-	-	-	H	H	K	L	H			
13	H	H	-	-	-	-	H	L	H	L	H			
14	H	H	-	-	-	-	H	L	H	L	H			
15	H	H	-	-	-	-	H	L	H	L	H			
16	H	H	-	-	-	-	H	-	L	H	L			
17	H	H	-	-	-	-	H	-	L	H	L			
18	H	H	-	-	-	-	H	-	L	H	L			
19	H	H	-	-	-	-	H	-	L	H	L			
20	H	H	-	-	-	-	H	-	L	H	L			
21	H	H	-	-	-	-	H	-	L	H	L			
22	H	H	-	-	-	-	H	-	L	H	L			
23	H	H	-	-	-	-	H	-	L	H	L			
24	H	H	-	-	-	-	H	-	L	H	L			
25	H	H	-	-	-	-	H	-	L	H	L			
26	H	H	-	-	-	-	H	-	L	H	L			
27	H	H	-	-	-	-	H	-	L	H	L			
28	H	H	-	-	-	-	H	-	L	H	L			
29	H	H	-	-	-	-	H	-	L	H	L			
30	H	H	-	-	-	-	H	-	L	H	L			
31	H	H	-	-	-	-	H	-	L	H	L			
32	H	H	-	-	-	-	H	-	L	H	L			
33	H	H	-	-	-	-	H	-	L	H	L			
34	H	H	-	-	-	-	H	-	L	H	L			
35	H	H	-	-	-	-	H	-	L	H	L			
36	H	H	-	-	-	-	H	-	L	H	L			
37	H	H	-	-	-	-	H	-	L	H	L			
38	H	H	-	-	-	-	H	-	L	H	L			
39	-	-	-	-	-	-	-	-	-	-	-			
40	-	-	-	-	-	-	-	-	-	-	-			
41	-	-	-	-	-	-	-	-	-	-	-			
42	-	-	-	-	-	-	-	-	-	-	-			
43	-	-	-	-	-	-	-	-	-	-	-			
44	-	-	-	-	-	-	-	-	-	-	-			
45	-	-	-	-	-	-	-	-	-	-	-			
46	-	-	-	-	-	-	-	-	-	-	-			
47	-	-	-	-	-	-	-	-	-	-	-			

\* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are PLA terminals left floating.

82S100-I.N • 82S101-I.N

16X48X8 FPLA PROGRAM TABLE

PROGRAM TABLE ENTRIES							
INPUT VARIABLE			OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL		
I <sub>m</sub>	$\overline{I_m}$	Don't Care	Prod. Term Present in F <sub>p</sub>	Prod. Term Not Present in F <sub>p</sub>	Active High	Active Low	
H	L	— (dash)	A	• (period)	H	L	
NOTE			NOTES		NOTES		
Enter I— for unused inputs or used P-terms.			1. Entries independent of output polarity. 2. Enter AA for unused outputs or used P-terms.		1. Polarity programmed once only. 2. Enter HI for all unused outputs		
PRODUCT TERM*							
INPUT VARIABLE							
NO.	1	1	1	1	1	1	
	5	4	3	2	1	0	
0	—	L	—	—	—	—	
1	—	—	—	LL	—	—	
2	—	—	—	LL	—	—	
3	—	H	—	LL	—	HHHHH	
4	L	H	—	LL	HHH	HLHL	
5	L	H	—	LL	HHH	HLHL	
6	L	H	—	H	—	LHHH	
7	L	H	—	H	—	HLLL	
8	L	H	—	H	—	HLHHHH	
9	H	H	—	—	LL	HHLLLH	
10	H	H	—	H	HHH	ML	
11	H	H	—	H	HHL	LML	
12	H	H	—	H	HL	LLH	
13	H	H	—	HL	HL	LLHL	
14	H	H	—	LL	HL	HLHLHH	
15	H	H	—	LL	HL	HLHL	
16	H	H	—	H	—	LLL	
17	H	H	—	H	—	LHLH	
18	H	H	—	H	—	HL	
19	H	H	—	H	—	HLH	
20	H	H	—	H	—	HLH	
21	H	H	—	L	—	LHL	
22	H	H	—	L	L	H	LHL
23	H	H	—	L	L	H	LHL
24	H	H	—	HH	HH	H	LHL
25	H	H	—	L	H	—	HL
26	H	H	—	L	L	H	HL
27	H	H	—	LL	L	H	HLH
28	H	H	—	H	H	H	HLH
29	H	H	—	H	H	H	—
30	H	H	—	L	H	H	—
31	H	H	—	L	H	H	—
32	H	H	—	L	H	H	—
33	H	H	—	L	H	H	—
34	H	H	—	L	H	H	—
35	H	H	—	L	H	H	HHHH
36	H	H	—	L	H	H	LHL
37	H	H	—	L	H	H	—
38	H	H	—	L	H	H	—
39							
40							
41							
42							
43							
44							
45							
46							
47							

\* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

PUNC  
FORM

The FPL  
directly


CARD



CARD



CARD



CARD



Output  
In acc

NOTES

1. Polar
2. Enter

TEXT = FPLA3.TEXT ACCOUNT = UCODE.CTC  
 RAW PART = N82S100 #0104-0124  
 BURNED PART = #0121-0113 REV. LEVEL = B3  
 LOCATION = 1F

N	PRODUCT TERM INPUT VARIABLE												ACTIVE LEVEL																	
	1	1	1	1	1	1	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	H	L	L	H	P	L	H	L
0.	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
0	-	L	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	.	A	.	.	.	.	.	.	.
1	-	-	-	-	-	-	L	L	-	L	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	.	.	.	
2	-	-	-	-	-	-	-	L	L	L	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	.	.	.	
3	-	H	-	-	-	-	-	L	L	-	H	H	H	H	-	-	-	-	-	-	-	.	.	.	.	A	.	.	.	
4	L	H	-	-	-	-	-	L	L	H	H	H	I	H	L	-	-	-	-	-	-	.	.	.	.	A	.	.	.	
5	L	H	-	L	H	H	H	H	L	H	L	L	-	-	-	-	-	-	-	-	-	A	.	.	.	.	A	A	.	
6	L	H	-	-	-	-	-	H	-	-	L	-	H	H	-	-	-	-	-	-	-	A	.	.	.	.	.	.	.	
7	L	-	-	-	-	-	H	-	-	H	L	L	L	H	-	-	-	-	-	-	-	.	.	.	A	.	.	A	A	
8	L	H	-	-	-	-	H	-	L	H	L	H	H	H	-	-	-	-	-	-	-	.	.	A	.	.	.	.		
9	H	H	-	-	-	-	-	L	L	H	L	L	L	H	-	-	-	-	-	-	-	.	.	.	.	.	A	.	.	
10	H	H	-	-	-	-	-	L	L	H	L	L	-	-	-	-	-	-	-	-	-	.	.	.	.	.	A	.	.	
11	H	-	-	H	H	H	L	H	L	H	L	L	L	L	H	-	-	-	-	-	-	.	.	.	.	A	A	.	.	
12	H	-	-	H	H	L	L	L	H	L	H	L	L	L	H	-	-	-	-	-	-	.	.	.	A	A	A	.	.	
13	H	-	-	H	L	L	H	H	L	H	L	H	L	L	H	-	-	-	-	-	-	.	.	.	A	A	A	.	.	
14	H	H	-	L	L	H	L	H	L	H	L	H	L	L	H	-	-	-	-	-	-	A	.	A	.	.	A	A	A	.
15	H	-	-	-	-	-	-	L	H	L	H	L	H	L	L	-	-	-	-	-	-	.	.	.	A	A	A	.	.	
16	H	-	-	-	-	-	-	H	-	-	L	L	L	L	H	-	-	-	-	-	-	.	A	.	.	.	.	.	.	.
17	H	-	-	-	-	-	-	H	-	-	L	H	L	H	-	-	-	-	-	-	-	.	A	.	.	.	.	.	.	.
18	H	H	-	-	-	-	-	H	-	-	L	H	L	L	H	-	-	-	-	-	-	A	.	.	.	.	.	.	.	.
19	H	H	-	-	-	-	-	H	-	-	H	L	L	H	-	-	-	-	-	-	-	A	.	.	.	.	.	.	.	.
20	H	-	L	-	-	-	-	H	-	-	H	L	H	L	H	-	-	-	-	-	-	.	.	A	.	.	A	A	.	.
21	H	H	-	L	L	-	-	H	-	-	H	L	H	L	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	
22	H	H	-	-	-	L	L	H	-	-	L	H	L	L	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
23	H	H	-	-	L	L	L	H	-	-	L	H	L	L	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
24	H	H	-	-	H	H	H	H	-	-	L	H	L	L	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
25	H	H	-	L	L	-	-	H	-	-	H	L	I	H	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
26	H	H	-	-	-	L	L	H	-	-	H	L	L	H	L	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
27	H	H	-	-	L	L	L	H	-	-	H	L	L	L	H	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
28	H	H	-	-	H	H	H	H	-	-	H	L	L	L	H	-	-	-	-	-	-	.	.	.	.	.	A	.	.	.
29	H	-	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
30	H	H	-	L	-	-	-	L	H	H	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
31	H	H	-	-	L	-	-	L	H	H	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
32	H	H	-	-	-	L	-	L	H	H	-	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
33	H	H	-	-	-	-	L	-	L	H	H	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
34	H	H	-	-	-	-	-	L	L	H	H	-	-	-	-	-	-	-	-	-	-	.	.	.	.	A	A	A	.	.
35	H	H	-	-	-	-	-	-	L	H	H	L	H	H	H	-	-	-	-	-	-	.	.	.	.	A	.	.	.	.
36	H	-	-	-	-	-	-	-	L	H	H	H	L	H	L	-	-	-	-	-	-	.	.	.	.	A	A	.	.	.
37	H	-	-	-	-	-	-	-	L	H	H	L	-	-	-	-	-	-	-	-	-	.	.	.	.	A	.	.	.	.
38	H	-	-	-	-	-	-	-	L	H	H	H	L	L	L	-	-	-	-	-	-	.	.	.	.	A	.	.	.	.

THIS CHART CONFORMS TO SIGNETICS PROGRAMMING FORMATS FOR FPLA'S

Jump Table PROM in Read Logic

8-81

Rev B3

Jump Table PROM in Read Logic

HDEN DNW	<u>Address</u>								<u>Contents</u>							
	Byte #				Bit #				Hex							
9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	
0	X	0	1	0	0	X	X	X	X	8	9	A	B	C	D	E
0	X	1	0	0	0	1	0	0	0	9	9	A	B	C	D	E
0	X	1	0	0	1	1	0	0	0	9	A	B	C	D	E	F
0	X	1	0	1	0	1	0	0	0	9	A	B	C	D	E	F
0	X	1	0	1	1	0	0	0	0	9	A	B	C	D	E	F
0	X	1	1	0	0	1	0	0	0	9	A	B	C	D	E	F
0	X	1	1	0	1	1	0	0	0	9	A	B	C	D	E	F
0	X	1	1	1	0	1	0	0	0	9	A	B	C	D	E	F
1	0	0	1	0	1	0	0	0	0	6	6	6	6	6	6	6
1	0	0	1	0	1	0	0	0	1	6	6	6	6	6	6	6
1	0	0	1	0	1	0	0	1	0	6	6	6	6	6	6	6
1	0	0	1	0	1	0	1	0	0	6	6	6	6	6	6	6
1	0	0	1	1	0	X	X	X	X	6	6	6	6	6	6	6
1	0	0	1	1	1	0	0	X	X	6	6	6	6	6	6	6
1	1	X	X	X	X	X	X	X	X	6	6	6	6	6	6	6
1	0	1	0	0	0	0	1	0	0	6	6	6	6	6	6	6
1	0	1	0	0	0	1	0	0	1	6	6	6	6	6	6	6
1	0	1	0	0	0	1	0	1	0	6	6	6	6	6	6	6
1	0	1	0	0	1	0	1	0	0	6	6	6	6	6	6	6
1	0	1	0	0	1	1	0	0	1	6	6	6	6	6	6	6
1	0	1	0	0	1	1	0	1	0	6	6	6	6	6	6	6
1	0	1	0	1	0	1	0	1	0	6	6	6	6	6	6	6
1	0	1	0	1	0	1	0	1	0	6	6	6	6	6	6	6
1	0	1	0	1	1	0	1	0	1	6	6	6	6	6	6	6
1	0	1	0	1	1	0	1	1	0	6	6	6	6	6	6	6
1	0	1	1	1	0	1	0	0	1	6	6	6	6	6	6	6
1	0	1	1	1	1	0	0	1	0	6	6	6	6	6	6	6
1	0	1	1	1	1	1	0	0	1	6	6	6	6	6	6	6
1	0	1	1	1	1	1	1	0	0	6	6	6	6	6	6	6
1	0	1	1	1	1	1	1	1	0	6	6	6	6	6	6	6

(Ans)

All unspecified locations =  $\phi$

★  
 ★ TEXT=JMPTBL3.TEXT     BINARY=JMPTBL3.BIN     ACCOUNT=UCODE.CTC  
 ★ RAW PART = 82S137 OR 93453     #0106-0014 OR #0106-0027  
 ★ BURNED PART = #0121-0111     REV. LEVEL = B3  
 ★ LOCATION = 2D  
 ★  
 ★

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
.....																
:																
000:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
020:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
030:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
040:	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
050:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
060:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
070:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
080:	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0
090:	0	0	0	0	0	0	0	0	A	0	0	0	0	0	0	0
0A0:	0	0	0	0	0	0	0	0	B	0	0	0	0	0	0	0
0B0:	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0
0C0:	0	0	0	0	0	0	0	0	D	0	0	0	0	0	0	0
0D0:	0	0	0	0	0	0	0	0	E	0	0	0	0	0	0	0
0E0:	0	0	0	0	0	0	0	0	E	0	0	0	0	0	0	0
0F0:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
100:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
110:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
120:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
130:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
140:	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
150:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
160:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
170:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
180:	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0
190:	0	0	0	0	0	0	0	0	A	0	0	0	0	0	0	0
1A0:	0	0	0	0	0	0	0	0	B	0	0	0	0	0	0	0
1B0:	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0
1C0:	0	0	0	0	0	0	0	0	D	0	0	0	0	0	0	0
1D0:	0	0	0	0	0	0	0	0	E	0	0	0	0	0	0	0
1E0:	0	0	0	0	0	0	0	0	E	0	0	0	0	0	0	0
1F0:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
200:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
210:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
220:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
230:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
240:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
250:	6	6	6	8	6	0	0	0	0	0	0	0	0	0	0	0
260:	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6
270:	6	6	6	6	4	0	0	0	0	0	0	0	0	0	0	0
280:	0	0	0	0	B	0	0	0	0	A	9	0	0	0	0	0
290:	0	0	0	0	B	0	0	0	0	A	9	0	0	0	0	0
2A0:	0	0	0	0	B	0	0	0	0	0	B	0	0	0	0	0
2B0:	0	0	0	0	B	0	0	0	0	E	D	0	0	0	0	0
2C0:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2D0:	0	0	0	0	F	0	0	0	0	A	9	0	0	0	0	0
.....																

## CTC JUMP TABLE / READ LOGIC

PAGE 2 OF 2

<u>GCR</u>	<u>Hex (legal)</u>	<u>Hex (illegal)</u>	<u>Comments</u>
0 0 0 0 0		0	
0 0 0 0 1		1	
0 0 0 1 0		2	
0 0 0 1 1		7	
0 0 1 0 0		6	
0 0 1 0 1		B	framing character / Blockette header B
0 0 1 1 0		C	Blockette header C
0 0 1 1 1		A	Blockette header A
0 1 0 0 0		4	
0 1 0 0 1	1		
0 1 0 1 0	0		
0 1 0 1 1	2		
0 1 1 0 0		3	
0 1 1 0 1	3		
0 1 1 1 0	6		
0 1 1 1 1	5		
1 0 0 0 0		8	
1 0 0 0 1		9	
1 0 0 1 0	8		
1 0 0 1 1	7		
1 0 1 0 0	D		Framing character, reversed
1 0 1 0 1	9		
1 0 1 1 0	C		
1 0 1 1 1	B		
1 1 0 0 0		E	
1 1 0 0 1		F	
1 1 0 1 0	4		
1 1 0 1 1	F		
1 1 1 0 0	5		Blockette header A reversed
1 1 1 0 1	D		
1 1 1 1 0	A		
1 1 1 1 1	F		SYNC CHARACTER / Blockette header F
<u>↑</u> <u>↑</u> written last written first			

All these codes are defined such that if you read the GCR backwards and translate that, you will get the backwards hex number

i.e.

$$A = 1010 \text{ rev } 0101 = 5 \quad (\text{Hex} \rightarrow \text{binary} \rightarrow \text{Hex})$$

$$A = 11110 \text{ rev } 01111 = 5 \quad (\text{Hex} \rightarrow \text{GCR} \rightarrow \text{Hex})$$

# GCR Decoder PROM in Read Logic

<u>Address</u>	<u>output</u>	<u>HEX</u>	<u>Address</u>	<u>OUTPUT</u>	<u>HEX</u>
Hi REV DUM 4 3 2 1 0		DIGIT	Hi REV DUM 4 3 2 1 0		DIGIT
1 X X 0 0 0 0 0	0	0	0 X X X 0 0 0 0	0	0
1 X X 0 0 0 0 1	8	1	0 X X X 0 0 0 1	1	8
1 X X 0 0 0 1 0	4	2	0 X X X 0 0 1 0	2	4
1 X X 0 0 0 1 1	E	7	0 X X X 0 0 1 1	3	C
1 X X 0 0 1 0 0	6	6	0 X X X 0 1 0 0	4	2
1 X X 0 0 1 0 1	D	B	0 X X X 0 1 0 1	5	A
1 X X 0 0 1 1 0	3	C	0 X X X 0 1 1 0	6	B
1 X X 0 0 1 1 1	5	A	0 X X X 0 1 1 1	7	E
1 X X 0 1 0 0 0	2	4	0 X X X 1 0 0 0	8	1
1 X X 0 1 0 0 1	8	1	0 X X X 1 0 0 1	9	9
1 X X 0 1 0 1 0	0	0	0 X X X 1 0 1 0	A	5
1 X X 0 1 0 1 1	4	2	0 X X X 1 0 1 1	B	D
1 X X 0 1 1 0 0	C	3	0 X X X 1 1 0 0	C	3
1 X X 0 1 1 0 1	C	3	0 X X X 1 1 0 1	D	B
1 X X 0 1 1 1 0	6	6	0 X X X 1 1 1 0	E	F
1 X X 0 1 1 1 1	A	5	0 X X X 1 1 1 1	F	F
1 X X 1 0 0 0 0	1	8			
1 X X 1 0 0 0 1	9	9			
1 X X 1 0 0 1 0	1	8			
1 X X 1 0 0 1 1	E	7			
1 X X 1 0 1 0 0	B	D			
1 X X 1 0 1 0 1	9	9			
1 X X 1 0 1 1 0	3	C			
1 X X 1 0 1 1 1	D	B			
1 X X 1 1 0 0 0	7	E			
1 X X 1 1 0 0 1	7	E			
1 X X 1 1 0 1 0	2	4			
1 X X 1 1 0 1 1	F	F			
1 X X 1 1 1 0 0	A	5			
1 X X 1 1 1 0 1	B	D			
1 X X 1 1 1 1 0	5	A			
1 X X 1 1 1 1 1	F	F			

"Hex digit" refers to the hex digit which will eventually be sent to the PPU which results from this bit pattern.

X's ought to be programmed for both the low and the high state

## CTC GCR DECODER / READ LOGIC

7-15-81


TEXT=GCREAD2.TEXT BINARY=GCREAD2.BIN ACCOUNT=UCODE.CTC  
RAW PART = 82S131 [512\*4] #0106-0010  
BURNED PART = #0121-0109 REV. LEVEL = B2  
LOCATION = 2E

10/20/80

GCR Encoder PROM in Write Logic

<u>Address</u>	<u>Contents</u>	<u>legal hex digit</u>	<u>illegal hex digit</u>	<u>comments</u>
00	0A	0		
01	12	8		
02	1A	4		
03	1B	C		
04	0B	2		
05	1E	A		
06	0E	6		
07	19	E		
08	09	1		
09	15	9		
0A	0F	5		
0B	1D	D		
0C	0D	3		
0D	17	B		
0E	13	7		
0F	1B	F		
10	00		0 8	
11	10		4	
12	08		C	Blockette header C
13	06		2	
14	02		A	Blockette header A
15	07		6	
16	04		E	
17	18		1	
18	01		9	
19	11		S	Blockette header A reversed
1A	1C		D	Framing character reversed
1B	14		3	
1C	0C		B	Framing character / Blockette header B
1D	05		7	
1E	03		F	sync zone / Blockette header F
1F	1F			

Here's what a FileMark looks like :

sent to write logic : FF, FF, FF, FF, FB, DF, FF, FF, FF, FF

GCR Encoder PROM

10-20-80 Rev R)


## CTC GCR ENCODER PROM / WRITE LOGIC

11-1A-80

TEXT=GCRWRT1.TEXT BINARY=GCRWRT1.BIN ACCOUNT=UCODE.CTC  
RAW PART = 82S123 [32\*8] #0106-0009  
BURNED PART = #0121-0108 REV. LEVEL = B1  
LOCATION = 13E

# WRITE CONTROL PROM TIMING


10-15-80 Rev B1



The above table should appear in PROM twice. Once beginning at address 512, once at 768  
Odd Addresses 713-767 and 969-1023 should assert both LD8TEL & SHNIB (#8)  
Above, 1 flux reversal time = 20 instructions. 1 byte time = 200 instructions  
unspecified locations should assert nothing. That's a #2.

## MFM

CAC7 is asserted at this time



The above table should appear in PROM at the given addresses. Odd Addresses 481-511 should assert both LD8TEL & SHNIB (#8). 1 flux reversal = 1 bit time = 32 instructions. 1 byte time = 256 instructions.  
Unspecified locations should assert nothing. That's a #1.

10/15/80

WRITE CONTROL PROM

<u>Address</u>	<u>contents</u>	<u>Address</u>	<u>contents</u>
dec.	hex	dec.	hex
31	1F	769	301
63	3F	789	315
95	5F	809	329
127	7F	829	33D
159	9F	849	351
191	B F	861	35D
223	D F	863	35F
255	F F	865	361
287	11F	867	363
319	13F	869	365
351	15F	889	379
383	17F	909	38D
415	19F	929	3A1
447	1BF	949	3B5
479	1DF	961	3C1
513	201	963	3C3
533	215	965	3C5
553	229	967	3C7
573	23D		
593	251		
605	25D		
607	25F		
609	261		
611	263		
613	265		
633	279		
653	28D		
673	2A1		
693	2B5		
705	2C1		
707	2C3		
709	2C5		
711	2C7		

MFM  
MFM's  
Last 7 bits of CRC Assembled  
CRC  
GCR

GCR with CRC7 Assembled

other

- 1) Odd locations which should never be accessed should contain a "reset" which is the value "# 8".
- 2) all even addresses and all unspecified addresses = # 1

dec	hex	contents
481-511	1E1-1FF	8
713-767	2C9-2FF	8
969-1023	3C9-3FF	8

(odd addresses only)

Write Control Prom

10/15/80 REV B1

## ★ CTC WRITE CONTROL / WRITE LOGIC

11-18-80

TEXT=WRTCTL1.TEXT      BINARY=WRTCTL1.BIN      ACCOUNT=UCODE.CTC  
RAW PART = 82S137 OR 93453      #0106-0014 OR #0106-0027  
BURNED PART = #0121-0112      REV. LEVEL = B1  
LOCATION = 11F

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
:	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	
000:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
010:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	9	
020:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
030:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	5	
040:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
050:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
060:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
070:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
080:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
090:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
0A0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
0B0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
0C0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
0D0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
0E0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
0F0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	A	
100:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
110:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
120:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
130:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
140:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
150:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	5	
160:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
170:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	5	
180:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
190:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	8	
1A0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
1B0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
1C0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
1D0:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	A	
1E0:	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1	
1F0:	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1	
200:	1	D	1	1	1	1	1	1	1	1	1	1	1	1	1	
210:	1	1	1	1	1	9	1	1	1	1	1	1	1	1	1	
220:	1	1	1	1	1	1	1	1	1	9	1	1	1	1	1	
230:	1	1	1	1	1	1	1	1	1	1	1	1	1	9	1	
240:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
250:	1	9	1	1	1	1	1	1	1	1	1	1	1	3	1	
260:	1	3	1	3	1	D	1	1	1	1	1	1	1	1	1	
270:	1	1	1	1	1	1	1	1	1	9	1	1	1	1	1	
280:	1	1	1	1	1	1	1	1	1	1	1	1	1	9	1	
290:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
2A0:	1	9	1	1	1	1	1	1	1	1	1	1	1	1	1	
2B0:	1	1	1	1	1	1	9	1	1	1	1	1	1	1	1	
2C0:	1	3	1	3	1	3	1	2	1	8	1	3	1	8	1	
2D0:	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1	

## CTC WRITE CONTROL / WRITE LOGIC

PAGE 2 OF 2

## REVISIONS

LET-TER	DESCRIPTION	DATE	CHNG	APPVD
A		11/17/76	1g	WAV
B		2/1/77	X	WAV
C		4/25/77	Pg	WAV

Received May 2, 1977



DATA ELECTRONICS, INC.

DRAWN: 1g  
 CHECKED: 1g  
 APPROVED: WAW / JSD

TITLE: Data Format  
 and Code Specification

SIZE: DOCUMENT NO.:  
 A 301,177

SCALE:

SHT 1 OF 5

APPLICATION

THE TECHNICAL DATA AND THE DESIGNS DISCLOSED HEREIN ARE THE EXCLUSIVE PROPERTY OF DATA ELECTRONICS INCORPORATED OR CONTAIN PROPRIETARY RIGHTS OF OTHERS AND ARE NOT TO BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF DATA ELECTRONICS INCORPORATED.

## **1.0 SCOPE**

This specification covers the encoding, decoding, and format specifications for the 6400 bpi drive and cartridge. It shall be used in conjunction with the Drive Specification to define all aspects of the 6400 bpi formats.

## **2.0 ENCODING**

### **2.1 Write Data Code:**

The code used shall be Modified Frequency Modulation (MFM) which follows these definitions:

- A 'one' is defined by a flux change in the center of the bit cell (a bit cell period is  $5.208 \times 10^{-6}$  sec.).
- A 'zero' shall not require a flux change unless there are two or more sequential zeros whereupon a flux change shall occur between the zeros bit cells.
- The nominal input data frequency is 192,000 bits/sec.

### **2.2 Pre-Stressing:**

The write data delivered to the drive shall be capable of being shifted in time to partially compensate for the recovered data phase error. The 'pre-stress' (time shift) is  $\pm .488\mu\text{sec}$ ,  $\pm .04\mu\text{sec}$ . (3/32 bit cell).


When the adjacent periods to any flux transition are nominally ~~constant~~<sup>equal</sup>, no stressing is required for the given transition. Nominally constant is defined without stressing considerations.

When changing from a 2T period to a longer period the intervening transition shall be shifted so as to occur  $.488\mu\text{sec}$  (3/32 of a bit cell) early. When changing from a long period (3T or 4T) to a 2T period, the intervening transition shall be shifted so as to occur  $.488\mu\text{sec}$  (3/32 bit cell) late.

### **2.3 Equalization:**


After the input data is encoded and pre-stressed, the following modulation pattern is to be added by the encoder. There are three possible periods between the sequential flux transition: 2T, 3T, and 4T. At 192,000 bits/sec. (6400 bpi), 1T is  $2.604\mu\text{sec}$ . The rule for equalization is:

- The 2T period shall be unchanged.




- The 3T period shall have two (2) additional flux transitions appended to it as follows: within the 3T period two transitions are added starting at  $4.88\mu\text{sec}$  ( $15/16$  of a cell) as measured from the transition which begins the 3T period. The period between these two additional flux transitions is  $.814\mu\text{sec}$ . ( $5/32$  of a cell).
- The 4T period shall have four (4) additional flux transitions appended to it as follows: within the 4T period the leading edge of the first transition pair shall occur at  $4.88\mu\text{sec}$ . ( $15/16$  of a cell) as measured from the transition which begins the 4T period. The leading edge of the second transition pair shall occur at  $2.604\mu\text{sec}$ . ( $1/2$  of a cell) as measured from the leading edge of the first transition pair. The period between the transitions in a pair is  $.814\mu\text{sec}$ . ( $5/32$  of a cell).
- In the absence of any Write Data a symmetrical  $1.30\mu\text{sec}$ . ( $1/4$  of a cell) period frequency shall be placed on the WDAT/WDA- signal lines. The encoder shall provide this  $1.30\mu\text{sec}$ . period signal  $4.069\mu\text{sec}$ . ( $25/32$  of a cell) after the last zero bit of the postamble is sent to the drive.

#### 2.4 Example:



(Note: Shaded areas represent early pre-stressing period.)



(Note: Shaded areas represent late pre-stressing period.)

### 3.0 DECODING

#### 3.1 Read Data:

The data returned from the drive shall be a replica of the encoded data except:

- 1) The equalization signals which were added shall not be returned.
- 2) The pre-stress shall have been essentially eliminated and in its place shall be up to the maximum drive portion of phase error:  $\pm 33\%$  of the recovery window,  $\pm .434 \mu\text{sec}$ .
- 3) The data will additionally have total speed or time base error of up to maximum of 40% peak to peak ( $\pm 14\%$  short term; 6% long term). The bandwidth of these data rate changes is DC to 200 Hz (half power point).
- 4) The DAD signal will go true  $\leq 16 \mu\text{sec}$ . after the first transition being read from tape. The DAD signal may stay true up to  $62 \mu\text{sec}$ . after the last transition is read from the tape. During this period the Read Data Signal may contain apparent spurious transitions. The Read Data Signal will consist of spurious oscillations when not in data.

A digital filter must be provided to prevent these and possibly other non-data transitions which can occur in the data pattern from passing to the data separator.



**DATA ELECTRONICS, INC.**

SIZE	DOCUMENT NO.	SCALE
<b>A</b>	301,177	SHEET 4 OF 5

## **4.0 FORMAT**

### **4.1 Pre and Postambles:**

An appended non-data bearing pattern of at least thirty-nine (39) 'ones' followed by one (1) 'zero' shall be added to the beginning of each data block. This pattern is called preamble. The reverse pattern (i.e., one (1) 'zero' followed by at least thirty-nine (39) 'ones') shall be added to the end of each data block. This pattern is called a postamble.

Hence a data block is:

$\geq 39$  'ones'; 1 'zero', Data, 1 'zero', and  $\geq 39$  'ones'.

### **4.2\* Check Characters:**

Any check characters shall be agreed to by the interchanging parties.

### **4.3\* Minimum Data Block Size:**

A data block shall contain at least 128 data bits.

### **4.4\* Tape Mark:**

A tape mark shall consist of a preamble, 8 data bits and a postamble.


### **4.5 The Interblock Gap:**

The minimum interblock gap (IBG) shall be 1.2 inches. The interblock gaps shall be erased using an A.C. type erase technique.

### **4.6 Number of Tracks:**

There shall be 4 recordable tracks.

\*These items are not a part of the data reliability standard practice requirements and hence other practices are acceptable.



GCR PRESTRESS(no equalization)  
(no prestress)

1111001111 = TEST PATTERN(SA)



1) +1	+3	+3	+3	+3
2) -3	-3	-2	-1	-1
3) +11	+13	+15	+14	+13
4) -14	-11	-10	-7	-8
5) +3	+4	+4	+4	+5
6) -5	-3	-3	-1	-2
7) +2	+3	+4	+4	+4
<hr/>				
-5	+6	+11	+16	+14

Assuming 0 is in the right place, each successive flux transition is displaced by  $\times \frac{1}{32}$  of a bit cell, as shown in the table at left, in 5 successive samples.

It is clear that flux transition #3 needs to be moved backwards in time by approx  $12/32$ 's of a bit cell or  $7/20$ 's of a bit cell.

[I measured only the distance between adjacent flux transitions]

← jitter in the tape!

WRITING A FLUX TRANSITION PUSHES THE LAST ONE BACK, HOW FAR DEPENDS ON HOW CLOSE IT IS!

#3 is right where it should be now

1) +4	+3	+5	
2) -7	-8	-11	
3) +6	+4	+6	
4) +4	-1	-2	
5) +5	+3	+4	
6) -2	-4	-4	
7) +4	+2	+2	
<hr/>			
+14	-1	0	

Pushing #3 back in time crowded #2 so it also moved back.


It seems that what counts in pre-stress is the flux transitions that come after, rather than before. If you think about the head on the tape, this makes some sense that the next bit written will affect the one just behind while the one just behind will not affect the one being written. This suggests having the prestress program look at the 3 bits ahead rather than 2 ahead + 2 behind. First, let's check out the equalization though.

And 1 behind

GCR Prestress

forward + reverse, no equalization

1111001111 = Test Pattern (#5A)



+1	-3	+11	-14	+3	-5	+2	-
+3	-3	+13	-11	+4	-3	+3	-
+3	-2	+15	-10	+4	-3	+4	-
+3	-1	+14	-7	+4	-1	+4	-
+3	-1	+13	-8	+5	-2	+4	-

+3	-2	+7	-9	+10	-3	+3	-
+3	-2	+7	-7	+10	-2	+3	-
+3	-2	+7	-7	+10	-2	+3	-
+3	-2	+8	-8	+10	-3	+3	-
+3	-2	+6	-9	+10	-4	+3	-

110111011 = Test Pattern = #FF

1	2	3	4	5	6	7	
+12	-6	+4	-3	+12	-6	+4	-
+12	-9	+3	-4	+11	-8	+3	-
+11	-8	+2	-3	+10	-8	+3	-
+12	-8	+3	-3	+11	-7	+3	-
+12	-6	+4	-3	+13	-6	+4	-
+10	-11	+2	-5	+11	-11	+2	-

7	6	5	4	3	2	1	
+6	-5	+9	-3	+7	-5	+9	-
+6	-5	+7	-3	+6	-6	+8	-
+6	-6	+8	-3	+5	-6	+9	-
+6	-5	+8	-3	+6	-6	+9	-
+7	-6	+9	-4	+6	-6	+9	-
+8	-4	+10	-2	+7	-4	+10	-

LOOKING AT THE ANALOG WAVEFORM, FORWARD + REVERSE, THE FORWARD WAVEFORM IS DISTORTED, THE RELEASE WAVEFORM IS IDEAL (not the location of the zero crossings, but the absolute value of the waveform). One might consider that there is little distortion and forward read distortion that is additive - the reverse read distortion is subtractive.

1101001011 = Test Pattern = #24

1	2	3	4	5	
+9	+5	+1	-4	+1	
+10	+4	+2	-4	+1	
+10	+5	+2	-2	+2	
+7	+1	-5	-8	-1	
+9	+3	0	-4	0	

5	4	3	2	1	
+3	-1	+1	+3	+6	
+3	-1	+1	+2	+6	
+4	-1	+2	+3	+6	
+4	-1	+3	+2	+6	
+4	-1	+2	+3	+6	

Data is the error in the distance between 2 flux transitions given in  $10^{-10}$ 's of a microsecond.

AV<sup>(C)</sup>  
#11  
#00  
#18  
#03  
#11

GCR Prestress

(with equalization)

1111001111 = Test Pattern (SA)



equalization centered  
where flux transition should be  
at  $\frac{1}{2}$ 's of a bit cell wide

1) +2	+2	+2
2) -1	-1	-1
3) +9	+10	+10
4) -6	-8	-6
5) +4	+4	+4
6) -2	-2	-2
7) +2	+3	+3
<hr/>		+8
		+8
		+10

This <sup>equalization</sup> prestress has an expected small effect on the prestress that is needed.

From this small sample, though, it would appear the } probably data recovery is better behaved (less jitter) } co-incidence!

I guess equalization will have to be done by inspecting the linear waveform and attempting to get the prettest one.


Inspection of the linear waveform prior to digitization during equalization experimenting yielded this:

- 1) during a 2 zero sequence, a  $\frac{3}{2}$ 's bit cell wide equalization pulse at about  $\frac{2}{3}$  of the way across the cell cleaned up the waveform to almost ideal
- 2) reverse reading will require completely different equalization

Decision: forget about equalization + work at a prestress table that is a compromise between what forward + reverse need, as it appears their needs are different. In any case, the drop/drop between flux transitions in GCR is much less than that observed for MFM which works well + has for years.

# MFM

<u>Bits</u>		where flux transition normally should occur	Prestress	Result	Execution of equalization flux transitions
1 2 3 4 5					
0 0 0 0 0	17	0	17		
0 0 0 0 1	17	-3	14		
0 0 0 1 0				12,17	
0 0 0 1 1				12,17	
0 0 1 0 0	07	0	07		
0 0 1 0 1	07	0	07		
0 0 1 1 0	07	+3	0A		
0 0 1 1 1	07	+3	0A		
0 1 0 0 0	17	+3	1A	05,0A	
0 1 0 0 1	17	0	17	05,0A	
0 1 0 1 0				05,0A 15,1A	
0 1 0 1 1				05,0A 15,1A	
0 1 1 0 0	07	-3	04		
0 1 1 0 1	07	-3	04		
0 1 1 1 0	07	0	07		
0 1 1 1 1	07	0	07		
1 0 0 0 0	17	0	17		
1 0 0 0 1	17	-3	14		
1 0 0 1 0				15,1A	
1 0 0 1 1				15,1A	
1 0 1 0 0	07	0	07		
1 0 1 0 1	07	0	07		
1 0 1 1 0	07	+3	0A		
1 0 1 1 1	07	+3	0A		
1 1 0 0 0	17	+3	1A	02,07	
1 1 0 0 1	17	0	17	02,07	
1 1 0 1 0				02,07 12,17	
1 1 0 1 1				02,07 12,17	
1 1 1 0 0	07	-3	04		
1 1 1 0 1	07	-3	04		
1 1 1 1 0	07	0	07		
1 1 1 1 1	07	0	07		





GCR Pre-stress & Equalization Rev 5, 9-81

1	2	3	4	5
0 0 0 0 0				
0 0 0 0 1				
0 0 0 1 0				
0 0 0 1 1				
0 0 1 0 0				
0 0 1 0 1				
0 0 1 1 0				
0 0 1 1 1				
0 1 0 0 0				
0 1 0 0 1				
0 1 0 1 0				
0 1 0 1 1				
0 1 1 0 0				
0 1 1 0 1				
0 1 1 1 0				
0 1 1 1 1				
1 0 0 0 0				
1 0 0 0 1				
1 0 0 1 0				
1 0 0 1 1				
1 0 1 0 0				
1 0 1 0 1				
1 0 1 1 0				
1 0 1 1 1				
1 1 0 0 0				
1 1 0 0 1				
1 1 0 1 0				
*	1 0 1 1			
1 1 1 0 0				
1 1 1 0 1				
1 1 1 1 0				
1 1 1 1 1				
	WRITTEN FIRST	WRITTEN NOW	WRITTEN LAST	

8 9 A E 10  
F

First bit N-1	bit N+1	Last bit N	X T4	X T3	X T2	-S	PROM Address	Contents
0	0	1	0 0 0	0 1 0	0 1 0	1 0	122	2
0	0	1	0 1 0	0 1 0	0 1 0	1 0	12A	2
0	0	1	1 0 0	1 0 0	1 0 0	1 0	132	2
0	0	1	1 1 0	1 0 0	1 0 0	1 0	13A	2
0	1	0 0 1	0 1 0	1 0	1 0	1 0	14 A	*
0	1	0 0 1	1 0 0	0 0	1 0	1 0	14 C	*
0	1	0 1 0	0 1 0	1 0	1 0	1 0	15 2	*
0	1	0 1 0	1 0 0	0 0	1 0	1 0	15 4	*
0	1	0 1 1	0 1 0	1 0	1 0	1 0	15 A	*
0	1	0 1 1	1 0 0	0 0	1 0	1 0	15 C	*
0	1	1 0 0	0 1 0	0 1	1 0	1 0	16 2	*
0	1	1 0 1	0 1 0	0 1	1 0	1 0	16 A	*
0	1	1 1 0	0 1 0	0 1	1 0	1 0	17 2	*
0	1	1 1 1	0 1 0	0 1	1 0	1 0	17 A	*
1	0 0 1	0 0 1	0 0	0 0	1 0	1 0	19 2	*
1	0 0 1	0 0 1	1 1	1 0	1 0	1 0	19 3	*
1	0 0 1	1 0 1	0 0	0 0	1 0	1 0	19 A	*
1	0 0 1	1 0 1	1 1	1 0	1 0	1 0	19 B	*
1	0 1 0 0	0 1 0	0 1	0 1	1 0	1 0	1A 2	*
1	0 1 0 1	0 1 0	0 1	0 1	1 0	1 0	1A A	*
1	0 1 1 0	0 1 0	0 1	0 1	1 0	1 0	1B 2	*
1	0 1 1 1	0 1 0	0 1	0 1	1 0	1 0	1B A	*
1	1 0 0 1	0 1 0	1 0	1 0	1 0	1 0	1C A	*
1	1 0 0 1	1 0 0	0 0	0 0	1 0	1 0	1CC	*
1	1 0 1 0	0 0 1	0 0	0 0	1 0	1 0	1D 2	*
1	1 0 1 0	1 0 0	0 0	0 0	1 0	1 0	1D 4	*
1	1 0 1 1	0 1 0	0 1	0 1	1 0	1 0	1D A	*
1	1 0 1 1	0 1 1	1 1	1 1	1 1	1 1	1D B	*
1	1 1 0 0	0 1 0	0 1	0 1	1 0	1 0	1E 2	*
1	1 1 0 1	0 1 0	0 1	0 1	1 0	1 0	1E A	*
1	1 1 1 0	0 1 0	0 1	0 1	1 0	1 0	1F 2	*
1	1 1 1 1	0 1 0	0 1	0 1	1 0	1 0	1F A	*

The \* on this page indicate terms which are equalization pulses shown by  on the previous page.  
Note no prestress is used.

The "1" of "122" in the real Prom Address is the high density (GCR) bit

The \* on the previous page is the one equalization pulse which is not located exactly where all the others are.

Note not all equalization pulses on previous page are shown.


The flux transitions on the previous page are shown exactly where they occur, with the nominal location at the time when:

$$XT4, XT3, XT2, XT1, XT0 = 01001 = 9$$

\*  
\* TEXT=PRSTRS5.TEXT      BINARY=PRSTRS5.BIN      ACCOUNT=UCODE.CTC  
\* RAW PART = 82S131 [512\*4]      #0106-0010  
\* BURNED PART = #0121-0110      REV. LEVEL = B5  
\* LOCATION = 12F  
\*


	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
:																
000:	0	0	0	0	0	8	0	0	0	0	0	0	0	1	0	0
010:	0	0	0	0	4	8	0	0	0	0	0	0	4	8	0	0
020:	0	8	0	0	0	0	0	0	0	8	0	0	0	0	0	0
030:	0	0	4	0	0	0	0	0	0	0	4	0	0	0	0	0
040:	0	2	4	0	0	0	4	0	0	2	4	0	0	8	0	0
050:	0	2	4	0	0	2	4	0	0	2	4	0	0	2	4	0
060:	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0
070:	0	8	0	0	0	0	0	0	0	8	0	0	0	0	0	0
080:	0	0	0	0	0	8	0	0	0	0	0	0	0	1	0	0
090:	0	0	0	0	0	2	4	0	0	0	0	0	0	2	4	0
0A0:	0	8	0	0	0	0	0	0	0	8	0	0	0	0	0	0
0B0:	0	0	4	0	0	0	0	0	0	0	4	0	0	0	0	0
0C0:	4	8	0	0	0	0	4	0	4	8	0	0	0	8	0	0
0D0:	4	8	0	0	4	8	0	0	4	8	0	0	4	8	0	0
0E0:	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0F0:	0	8	0	0	0	0	0	0	0	8	0	0	0	0	0	0
100:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
110:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
120:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
130:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
140:	0	0	0	0	0	0	0	0	0	0	4	0	1	0	0	0
150:	0	0	4	0	1	0	0	0	0	0	4	0	1	0	0	0
160:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
170:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
180:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
190:	0	0	1	4	0	0	0	0	0	0	1	4	0	0	0	0
1A0:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
1B0:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
1C0:	0	0	0	0	0	0	0	0	0	0	4	0	1	0	0	0
1D0:	0	0	4	0	1	0	0	0	0	0	2	8	0	0	0	0
1E0:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0
1F0:	0	0	2	0	0	0	0	0	0	0	2	0	0	0	0	0

## Top level CTC Microcode Structure




CTCC

Read, Write, Skip, Search File Mark operations use the following structure to pseudo-simultaneously monitor tape position, write data, read data, monitor dropouts, transfer data to / from the PPV.



# Read Routines : START TILL Decode ID.




# GCR READS


CTCC 1 9/20/81

104 L


## NORMAL GCR READ



## CRAMMED BYTE COUNT READ



COULDN'T FIND BLOCKETTE



	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	IF	
Reset	0	N	Y																								
	1		Y	Y																							
	2		Y	Y																							
NOP	30	N	Y																								
Cycle	1	N	Y																								
Rewind	2	N	Y																								
F.F.	3	N	Y																								
SBFM	4	N	Y																								
SFPM	5	N	Y																								
BXSP	6	N	Y																								
FLSP	7	N	Y																								
INTON	8	N	Y																								
INTOFF	9	N	Y																								
	A																										
	B																										
MFM	C	N																									
GCR	D	N																									
	E																										
Select φ	F																										
	10	N	N																								
	11	N	N																								
	12	N	N																								
	13	N																									
	14																										
	15																										
	16																										
	17																										
WFM	18	N	Y																								
Read	40	N	Y																								
XOR	40	N	Y																								
CRAM	80																										
Write	5	N	Y																								
Erase	6	N	Y																								
WRITEPT	7																										


one of these will happen

one or more of these may happen

## CTCC1

What errors may happen with each store  
and whether or not (Y/N) it will set the  
error bit.

ERROR 15 will not set the error bit if it is only an XOR error.  
Error 14 will not set the error bit if the crammed byte count = 0000.  
Error 7, 17, 18 set the error bit if they replace errors which  
set the error bit, or if its a write operation.



when CRC, LOC is OKAY, LOMD 13 → ID LATE (#142)  
 each time a blackette is found to be bad or is not findable → add 322 to the ID late counter, and do the cleanup and search for the new blackette. Timing of earliest sync zone may be found will not be done.

## TIMERS FOR RE-SYNCING GCR

Let's suppose exactly 2 DATA Blockettes Drop out. The CRC of a blockette is 0CA4. The sync zone of the 3rd blockette following is 0CA4. All inbetween is garbage.

In theory, the 1st byte of that 3rd blockette's sync zone is the 537<sup>th</sup> byte following the 0CA4 CRC byte. The Blockette header is the 545<sup>th</sup> byte. If tape speed was always 100% accurate, we should try to re-sync after 536 bytes, note the header is late after 546 bytes.

We can time these bytes using RTC and noting it may differ from actual tape speed by  $\pm 20\%$ .

$$\text{Thus, } 536 - 20\% = 428 \text{ bytes till sync zone can 1st happen}$$
$$546 + 20\% = 655 + 1 = 656 \text{ bytes till header is late.}$$

That "+1" is because the counter that counts RTC's may be off by +1, -0.

Now lets look for the 3rd Blockette's sync zone.  
nominally, its 269<sup>th</sup> byte and the header is 277<sup>th</sup> byte.

$$268 - 20\% = 214$$
$$277 + 20\% = 333 + 1 = 334$$

Now lets look for the 1<sup>st</sup> Blockette sync zone  
nominally, it's the 1<sup>st</sup> byte. The header is 9<sup>th</sup> byte

$$0 - 20\% = 0 \quad \text{till sync zone can happen}$$
$$9 + 20\% = 11 + 1 = 12 \quad \text{till header late}$$

Add one more to the ID-late's <sup>①</sup> for margin:  
② cur I check ID late before & check ID here!